A Novel RTL ATPG Model Based on Gate Inherent Faults (GIF-PO) of Complex Gates
نویسنده
چکیده
This paper starts with a comprehensive survey on RTL ATPG. It then proposes a novel RTL ATPG model based on ”Gate Inherent Faults” (GIF). These GIF are extracted from each complex gate (adder, case-statement, etc.) of the RTL source code individually. They are related to the internal logic paths of a complex gate. They are not related to any net/signal in the RTL design. It is observed, that when all GIF on RTL are covered (100%) and the same stimulus is applied, then all gate level stuck-at faults of the netlist are covered (100%) as well. The proposed RTL ATPG model is therefore synthesis independent. This is shown on ITC’99 testcases. The applied semi-automatic test pattern generation process is based on functional simulation.
منابع مشابه
A novel design for all-optical NAND/NOR/XOR gates based on nonlinear directional coupler
In this paper a novel all-optical logic NAND, NOR and XOR gate based on nonlinear directional coupler theory is demonstrated. We use the identical structure which contains three waveguides, for designing these gates; the only difference however, is the power of inputs light beam. In other words, while a beam with 4 W/μm in power considered as logical one, the output is NAND gate and if a beam w...
متن کاملA novel design for all-optical NAND/NOR/XOR gates based on nonlinear directional coupler
In this paper a novel all-optical logic NAND, NOR and XOR gate based on nonlinear directional coupler theory is demonstrated. We use the identical structure which contains three waveguides, for designing these gates; the only difference however, is the power of inputs light beam. In other words, while a beam with 4 W/μm in power considered as logical one, the output is NAND gate and if a beam w...
متن کاملHigh-Level Test Generation for Gate-Level Fault Coverage
In this paper we introduce a spectral method of register transfer level (RTL) test generation for sequential circuits. We define RTL faults as stuck-at faults on all primary inputs, primary outputs, and flip-flop terminals. Test vectors generated to cover the RTL faults are analyzed using Hadamard matrices. The analysis determines the amplitudes of prominent Walsh functions and the random noise...
متن کاملFault Model and Test Synthesis for RISC-Processors
A general fault model on alternative graphs (AG) was developed to cover traditional functional and gate-level fault models for digital systems. The advantage of the new approach is that a uniform fault activating procedures on AG-s are applicable for different types of traditional faults. Also, it is not needed to represent functional faults explicitly by fault lists, the faults can be derived ...
متن کاملAccurate Delay-Fault ATPG in High-Speed CPLDs
An accurate delay model has been developed and integrated in a delay-fault test-pattern generator. The approach is based on extensive multi-input logic gate timing characterisation and layout extraction for interconnection wiring delays. The generator is capable of detecting small delay faults in combinational as well as sequential circuits. It provides the optimal observation times for detecti...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- CoRR
دوره abs/1612.05166 شماره
صفحات -
تاریخ انتشار 2016